Nonlinear Dynamical Embedded Systems The XUP Approach

April 10th 2015 Xilinx, San Jose, California

Bharathwaj "Bart" Muthuswamy Assistant Professor of Electrical Engineeirng Milwaukee School of Engineering (MSOE)

<u>muthuswamy@msoe.edu</u>

http://www.harpgroup.org/muthuswamy/

BS (2002), MS (2005) and PhD (2009) from the University of California, Berkeley PhD Advisor: Dr. Leon O. Chua (co-advised by Dr. Pravin P. Varaiya)



Slide Number: 1/21

What do I work on? Nonlinear Dynamical Systems and Embedded Systems

- Nonlinear Dynamics on FPGAs

- Chaotic Differential Equations (VIT; University Putra Malaysia, Malaysia)

- Pattern Recognition Using Cellular Neural Network (VIT; University of Oklahoma School of Medicine)

- Physical Memristors: discharge tubes, PN junctions and Josephson Junctions
 - (IIT Chennai; Vellore Institute of Technology (VIT), Vellore, India)
- Applications and Mathematical properties of the Muthuswamy-Chua system


(VIT; AGH-University of Science and Technology, Poland)

- Quantum Chaos*

(VIT)

Education

- Nonlinear Dynamics at the undergraduate level (with folks from all over the world $\ensuremath{\textcircled{}}$)





Slide Number: 2/21

Goals of this Talk

Roadmap for Making Zynq (FPGAs) an Ubiquitous Teaching/Research Platform How we plan to use the Zynq in AY 2015



Slide Number: 3/21

But, before we get started...

"FDGA"

"Field Debugging of the Gate Array"




Slide Number: 4/21

Outline

- I. The Road Map Illustrated
- II. FPGA Based Nonlinear (Chaotic) Dynamics on the ZedBoard
 - 1. Overall Block Diagram
 - 2. Block Diagram for Implementing Chaotic Systems
 - 3. Examples: Lorenz, Chen, Ikeda
 - 4. LIVE DEMO: The Muthuswamy-Chua System
- III. Nonlinear Dynamical Embedded Systems
 - 1. Proposal: Nonlinear control on FPGA
 - 2. FPGAs in the sciences
 - a. Current Work: Nonlinear Dynamics of Infant ROP and Atrial Fibrillation
 - b. Current Work: Pattern Recognition using Cellular Nonlinear Networks
 - c. Future Work: Emulation of PDEs
 - 3. Proposal: NetFPGA (?)
- IV. Conclusions and References



GO BEARS : The Roadmap Illustrated






Slide Number: 6/21

Outline

- I. The Road Map Illustrated
- II. FPGA Based Nonlinear (Chaotic) Dynamics on the ZedBoard
 - 1. Overall Block Diagram
 - 2. Block Diagram for Implementing Chaotic Systems
 - 3. Examples: Lorenz, Chen, Ikeda
 - 4. LIVE DEMO: The Muthuswamy-Chua System
- III. Nonlinear Dynamical Embedded Systems
 - 1. Proposal: Nonlinear control on FPGA
 - 2. FPGAs in the sciences
 - a. Current Work: Nonlinear Dynamics of Infant ROP and Atrial Fibrillation
 - b. Current Work: Pattern Recognition using Cellular Nonlinear Networks
 - c. Future Work: Emulation of PDEs
 - 3. Proposal: NetFPGA (?)
- IV. Conclusions and References




Overall Block Diagram





Block Diagram for Implementing Chaotic Systems [10]





Example 1 : Lorenz [10]

$$\dot{x} = -\sigma x + \sigma y$$

$$\dot{y} = -xz + \rho x - y \qquad (1)$$

$$\dot{z} = xy - \beta z$$


Parameters:

$$\sigma = 10, \rho = 28, \beta = \frac{8}{3}$$

i.cs: (10, 20, 30)



Time Domain Waveforms and FFT




y(t) vs x(t)

z(t) vs y(t)



Example 2 : Chen (ModelSim) [10]



Functional simulation in ModelSim for the Chen chaotic system, with analog interpretation of audio codec input



The Ikeda Delay Differential Equation [10]

$$\dot{x} = \mu \sin(x(t-\tau)) - \alpha x(t)$$
 (3)
Parameters: $\mu = 6, \tau = 1, \alpha = 0.1$
i.cs: $x(t \le 0) = 0.1$





Fig. 5. Result from hardware co-simulation, plotted using XY graph in Simulink. y-axis is x(t), x - axis is $x(t - \tau)$.





The Muthuswamy-Chua Oscillator [under review] LIVE DEMO!

$$\dot{x} = \frac{y - x \cdot r_0}{L}$$


$$\dot{y} = \frac{-1}{C} (x + \alpha z y) \qquad (4)$$

$$\dot{z} = -\beta + y^2$$


Parameters:


$$L=1/40, r_0 = 1, C = 1/10, \alpha = 33/40, \beta = 10$$

i.cs: (0.1,0,0.1)





(a) y vs x. Scope axes scales are 0.5 V/div.





(b) z vsy. Scope x-axis scale is 0.5 V/div, y-axis scale is 0.2 V/div.







(c) z vs x. Scope x-axis scale is 0.5 V/div, y-axis scale is 0.2 V/div. (d) Pinched-hysteresis loops, the fingerprint [4] of a memristor. Scope axes scale are 0.5 V/div.





Outline

- I. The Road Map Illustrated
- II. FPGA Based Nonlinear (Chaotic) Dynamics on the ZedBoard
 - 1. Overall Block Diagram
 - 2. Block Diagram for Implementing Chaotic Systems
 - 3. Examples: Lorenz, Chen, Ikeda
 - 4. LIVE DEMO: The Muthuswamy-Chua System
- III. Nonlinear Dynamical Embedded Systems
 - 1. Proposal: Nonlinear control on FPGA
 - 2. FPGAs in the sciences
 - a. Current Work: Nonlinear Dynamics of Infant ROP and Atrial Fibrillation
 - b. Current Work: Pattern Recognition using Cellular Nonlinear Networks
 - c. Future Work: Emulation of PDEs
 - 3. Proposal: NetFPGA (?)
- IV. Conclusions and References




Proposal: Nonlinear Control on FPGA








FPGAs in the Sciences: Nonlinear Dynamics of Infant ROP and Atrial Fibrillation





Slide Number: 16/21

FPGAs in the Sciences: Pattern Recognition using Cellular Nonlinear Networks




Utilize ideas behind the retinal hypercircuit (Werblin Lab, Berkeley) for recognition of hand-drawn circuit diagrams



Slide Number: 17/21

Proposal: NetFPGA (?)



NetFPGA SUME block diagram

Reference: Zilberman, Noa et. al. NetFPGA SUME: Toward Research Commodity 100Gb/s Availabe, online: http://www.cl.cam.ac.uk/~nz247/publications/zilberman2014sume.pdf



Outline

- I. The Road Map Illustrated
- II. FPGA Based Nonlinear (Chaotic) Dynamics on the ZedBoard
 - 1. Overall Block Diagram
 - 2. Block Diagram for Implementing Chaotic Systems
 - 3. Examples: Lorenz, Chen, Ikeda
 - 4. LIVE DEMO: The Muthuswamy-Chua System
- III. Nonlinear Dynamical Embedded Systems
 - 1. Proposal: Nonlinear control on FPGA
 - 2. FPGAs in the sciences
 - a. Current Work: Nonlinear Dynamics of Atrial Fibrillation
 - b. Current Work: Pattern Recognition using Cellular Nonlinear Network
 - 3. Proposal: NetFPGA (?)
- IV. Conclusions and References



Conclusions

Overview of my ideas for potential contribution towards XUP: Nonlinear Dynamical Embedded Systems

- 1. Current work : FPGA based chaotic dynamics (Vol. 1) and Rigorous methods (Vol. 2). To be published by Springer-Verlag in AY 2015-2016.
- 2. Introduce FPGAs to students early (freshman) using SDAccel and OpenCL (EECS 16A and 16B)
- 3. Systems courses can use FPGAs (EECS 120, EECS 122, EECS 127 etc.)
- 4. Further support CS150/152
- 5. Robotics and "Embedded" Systems courses (EECS 125, EECS 145L)
- 6. Continue to grow as a researcher by (ref.: Senior XUP Applications Engineer Job description):
 - Lead technical projects and supervise intern projects as required
 - Create teaching materials, labs, demos and application notes. Identify and propagate examples of best teaching practices/research
 - •Deliver technical training workshops
 - •Support conferences, trade shows and customer-facing events
 - •Support XUP customer queries and technical issues in USA and around the world
 - •Work in close partnership with other local Xilinx teams and external partners to support XUP customers
 - •Maintain effective relationships with XUP teams around the world
 - Contribute to the specification, evaluation and development of FPGA development systems for use in academia
 Be familiar with latest developments in the related markets and local industries



References

- 1. Chua, L. O. "Memristor-The Missing Circuit Element". *IEEE Transactions on Circuit Theory*, Vol. CT-18, No. 5, pp. 507-519. September 1971.
- 2. Chua, L. O. and Tseng, C. "A Memristive Circuit Model for P-N Junction Diodes". *Circuit Theory and Applications*. Vol. 2, pp. 367-389, 1974.
- 3. Chua, L. O. and Kang, S. M. "Memristive Devices and Systems". *Proceedings of the IEEE*, Vol. 64, No. 2, pp. 209-223. February 1976.
- 4. Furui, S. and Takano, T. "On the amplitude of external perturbation and the chaos in devil's staircase in the Muthuswamy-Chua System". *To appear in the International Journal of Bifurcation and Chaos,* 2015.
- 5. Galias, Z. "Computer Assisted Proof of Chaos in the Muthuswamy-Chua Memristor Circuit". *Invited Paper Nonlinear Theory and Its Applications*, IEICE, Vol. 5, No. 3, pp. 309 319, 2014.
- 6. Josephson, B. "Supercurrents through Barriers". *Advances in Physics*, Vol. 14, No. 56, pp. 419 451, 1965.
- 7. Llibre, L. and Valls, C. "On the Integrability of a Muthuswamy-Chua System". *Journal of Nonlinear Mathematical Physics*, Vol. 19, No. 4, pp. 1250029-1250041, 2012.
- 8. Muthuswamy, B. and Chua, L. O. "Simplest Chaotic Circuit". *International Journal of Bifurcation and Chaos*, vol. 20, No. 5, pp. 1567-1580. May 2010.
- 9. Muthuswamy, B. et. al. "Memristor Modelling". *Proceedings of the 2014 International Symposium on Circuits and Systems,* Melbourne, Australia, June 1st 5th 2014.
- 10. Muthuswamy, B. and Banerjee, S. "A Route to Chaos Using FPGAs : Volume I Experimental Observations". *To be published by Springer-Verlag in August 2015.*
- 11. Penfield, P. "Frequency Power Formulas for Josephson Junctions". MIT Technical Report *Micrometer and Millimeter Wave Techniques*, QPR 113, 1973.
- 12. Strukov, D. B., Snider, G. S., Steward, D. R. and Williams, S. R. "The missing memristor found". *Nature*, vol. 453, pp. 81-83, 1st May 2008.
- 13. Teng, L. et. al. "Novel Chaotic Behaviour in the Muthuswamy-Chua System Using Chebyshev Polynomials". *To* appear in the International Journal of Numerical Modelling : Electronic Networks, Devices and Fields, 2014.
- 14. Wang, Z. and Zhang, X. "Dynamics of the Muthuswamy-Chua System". *International Journal of Bifurcation and Chaos,* Vol. 19, No. 4, pp. 1350136-1350143, 2013.

MANY THANKS TO DR. JEVTIC AND DR. THOMAS (MSOE)

Questions and Discussion...

